1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
|
#include "cmovcc.h"
#include "codes.h"
#include <asm/assembler.h>
#include <asm/operators.h>
#include <asm/intel64/codes.h>
using namespace std::string_literals;
namespace {
struct Operation {
std::string name;
OP_T opcode;
};
std::vector<Operation> cmovccOps {
{"cmova", OP_T{ 0x0F, 0x47 }},
{"cmovae", OP_T{ 0x0F, 0x43 }},
{"cmovb", OP_T{ 0x0F, 0x42 }},
{"cmovbe", OP_T{ 0x0F, 0x46 }},
{"cmovc", OP_T{ 0x0F, 0x42 }},
{"cmove", OP_T{ 0x0F, 0x44 }},
{"cmovg", OP_T{ 0x0F, 0x4F }},
{"cmovge", OP_T{ 0x0F, 0x4D }},
{"cmovl", OP_T{ 0x0F, 0x4C }},
{"cmovle", OP_T{ 0x0F, 0x4E }},
{"cmovna", OP_T{ 0x0F, 0x46 }},
{"cmovnae",OP_T{ 0x0F, 0x42 }},
{"cmovnb", OP_T{ 0x0F, 0x43 }},
{"cmovnbe",OP_T{ 0x0F, 0x47 }},
{"cmovnc", OP_T{ 0x0F, 0x43 }},
{"cmovne", OP_T{ 0x0F, 0x45 }},
{"cmovng", OP_T{ 0x0F, 0x4E }},
{"cmovnge",OP_T{ 0x0F, 0x4C }},
{"cmovnl", OP_T{ 0x0F, 0x4D }},
{"cmovnle",OP_T{ 0x0F, 0x4F }},
{"cmovno", OP_T{ 0x0F, 0x41 }},
{"cmovnp", OP_T{ 0x0F, 0x4B }},
{"cmovns", OP_T{ 0x0F, 0x49 }},
{"cmovnz", OP_T{ 0x0F, 0x45 }},
{"cmovo", OP_T{ 0x0F, 0x40 }},
{"cmovp", OP_T{ 0x0F, 0x4A }},
{"cmovpe", OP_T{ 0x0F, 0x4A }},
{"cmovpo", OP_T{ 0x0F, 0x4B }},
{"cmovs", OP_T{ 0x0F, 0x48 }},
{"cmovz", OP_T{ 0x0F, 0x44 }},
};
bool registerOps() {
bool result{true};
for (const auto& cmovccOp: cmovccOps) {
result &= registerOp(mangleName<Asm::Args::Register16, Asm::Args::Register16>(cmovccOp.name), [&](const Asm::Args& args) -> std::shared_ptr<Op>{
return std::make_shared<Op_cmovcc>(cmovccOp.name, args, cmovccOp.opcode);
});
result &= registerOp(mangleName<Asm::Args::Register32, Asm::Args::Register32>(cmovccOp.name), [&](const Asm::Args& args) -> std::shared_ptr<Op>{
return std::make_shared<Op_cmovcc>(cmovccOp.name, args, cmovccOp.opcode);
});
result &= registerOp(mangleName<Asm::Args::Register64, Asm::Args::Register64>(cmovccOp.name), [&](const Asm::Args& args) -> std::shared_ptr<Op>{
return std::make_shared<Op_cmovcc>(cmovccOp.name, args, cmovccOp.opcode);
});
result &= registerOp(mangleName<Asm::Args::Register16, Asm::Args::Mem16Ptr64>(cmovccOp.name), [&](const Asm::Args& args) -> std::shared_ptr<Op>{
return std::make_shared<Op_cmovcc>(cmovccOp.name, args, cmovccOp.opcode);
});
result &= registerOp(mangleName<Asm::Args::Register32, Asm::Args::Mem32Ptr64>(cmovccOp.name), [&](const Asm::Args& args) -> std::shared_ptr<Op>{
return std::make_shared<Op_cmovcc>(cmovccOp.name, args, cmovccOp.opcode);
});
result &= registerOp(mangleName<Asm::Args::Register64, Asm::Args::Mem64Ptr64>(cmovccOp.name), [&](const Asm::Args& args) -> std::shared_ptr<Op>{
return std::make_shared<Op_cmovcc>(cmovccOp.name, args, cmovccOp.opcode);
});
}
return result;
}
bool registered {
registerOps()
};
}
Op_cmovcc::Op_cmovcc(const std::string& name, const Asm::Args& args, const OP_T& opcode)
{
if (args[0].type() == typeid(Asm::Args::Register16) && args[1].type() == typeid(Asm::Args::Register16)) { // cmovcc reg16, reg16
machine_code = OpSizePrefix() + opcode + ModRM(std::any_cast<Asm::Args::Register16>(args[1]).name(), std::any_cast<Asm::Args::Register16>(args[0]).name());
} else if (args[0].type() == typeid(Asm::Args::Register32) && args[1].type() == typeid(Asm::Args::Register32)) { // cmovcc reg32, reg32
machine_code = opcode + ModRM(std::any_cast<Asm::Args::Register32>(args[1]).name(), std::any_cast<Asm::Args::Register32>(args[0]).name());
} else if (args[0].type() == typeid(Asm::Args::Register64) && args[1].type() == typeid(Asm::Args::Register64)) { // cmovcc reg64, reg64
machine_code = REX("W") + opcode + ModRM(std::any_cast<Asm::Args::Register64>(args[1]).name(), std::any_cast<Asm::Args::Register64>(args[0]).name());
} else if (args[0].type() == typeid(Asm::Args::Register16) && args[1].type() == typeid(Asm::Args::Mem16Ptr64)) { // cmovcc reg16, [reg64]
Asm::Args::Mem16Ptr64 ptr{std::any_cast<Asm::Args::Mem16Ptr64>(args[1])};
machine_code = OpSizePrefix() + opcode + ModRM(std::any_cast<Asm::Args::Register16>(args[0]).name(), ptr.reg(), ptr.offs());
} else if (args[0].type() == typeid(Asm::Args::Register32) && args[1].type() == typeid(Asm::Args::Mem32Ptr64)) { // cmovcc reg32, [reg64]
Asm::Args::Mem32Ptr64 ptr{std::any_cast<Asm::Args::Mem32Ptr64>(args[1])};
machine_code = opcode + ModRM(std::any_cast<Asm::Args::Register32>(args[0]).name(), ptr.reg(), ptr.offs());
} else if (args[0].type() == typeid(Asm::Args::Register64) && args[1].type() == typeid(Asm::Args::Mem64Ptr64)) { // cmovcc reg64, [reg64]
Asm::Args::Mem64Ptr64 ptr{std::any_cast<Asm::Args::Mem64Ptr64>(args[1])};
machine_code = REX("W") + opcode + ModRM(std::any_cast<Asm::Args::Register64>(args[0]).name(), ptr.reg(), ptr.offs());
} else {
throw std::runtime_error("Unimplemented: cmovcc "s + args[0].type().name() + " "s + args[1].type().name());
}
}
|
