summaryrefslogtreecommitdiffhomepage
path: root/asm/intel64/div.cpp
blob: 1e98b7bd2cef7396fc3b23e43ada7da9dade5149 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
#include "div.h"

#include "codes.h"

#include <asm/assembler.h>
#include <asm/operators.h>

#include <asm/intel64/codes.h>

using namespace std::string_literals;

Op_div::Op_div(const Asm::Args& args)
{
 if (args[0].type() == typeid(Asm::Args::Register8)) { // div reg8 (accu is al (remainder=ah) <- ah / reg8)
  machine_code = std::vector<uint8_t>{ 0xF6 } +
   ModRM("/6", std::any_cast<Asm::Args::Register8>(args[0]).name());
 } else if (args[0].type() == typeid(Asm::Args::Register32)) { // div reg32 (accu is eax (remainder=edx) <- edx:eax / reg32)
  machine_code = std::vector<uint8_t>{ 0xF7 } +
   ModRM("/6", std::any_cast<Asm::Args::Register32>(args[0]).name());
 } else if (args[0].type() == typeid(Asm::Args::Register64)) { // div reg64 (accu is rax (remainder=rdx) <- rdx:rax / reg64)
  machine_code = REX("W") + std::vector<uint8_t>{ 0xF7 } +
   ModRM("/6", std::any_cast<Asm::Args::Register64>(args[0]).name());
 } else if (args[0].type() == typeid(Asm::Args::Mem8Ptr64)) { // div byte ptr [reg64] (accu is al (remainder=ah) <- ah / x)
  machine_code = std::vector<uint8_t>{ 0xF6 } +
   ModRM("/6", std::any_cast<Asm::Args::Mem8Ptr64>(args[0]).reg());
 } else if (args[0].type() == typeid(Asm::Args::Mem32Ptr64)) { // div dword ptr [reg64] (accu is eax (remainder=edx) <- edx:eax / x)
  machine_code = std::vector<uint8_t>{ 0xF7 } +
   ModRM("/6", std::any_cast<Asm::Args::Mem32Ptr64>(args[0]).reg());
 } else if (args[0].type() == typeid(Asm::Args::Mem64Ptr64)) { // div qword ptr [reg64] (accu is rax (remainder=rdx) <- rdx:rax / x)
  machine_code = REX("W") + std::vector<uint8_t>{ 0xF7 } +
   ModRM("/6", std::any_cast<Asm::Args::Mem64Ptr64>(args[0]).reg());
 } else {
  throw std::runtime_error("Unimplemented: div "s + args[0].type().name());
 }
}

namespace {

bool registered {
 registerOp(mangleName<Asm::Args::Register8>("div"), [](const Asm::Args& args) -> std::shared_ptr<Op>{
               return std::make_shared<Op_div>(args);
            }) &&
 registerOp(mangleName<Asm::Args::Register32>("div"), [](const Asm::Args& args) -> std::shared_ptr<Op>{
               return std::make_shared<Op_div>(args);
            }) &&
 registerOp(mangleName<Asm::Args::Register64>("div"), [](const Asm::Args& args) -> std::shared_ptr<Op>{
               return std::make_shared<Op_div>(args);
            }) &&
 registerOp(mangleName<Asm::Args::Mem8Ptr64>("div"), [](const Asm::Args& args) -> std::shared_ptr<Op>{
               return std::make_shared<Op_div>(args);
            }) &&
 registerOp(mangleName<Asm::Args::Mem32Ptr64>("div"), [](const Asm::Args& args) -> std::shared_ptr<Op>{
               return std::make_shared<Op_div>(args);
            }) &&
 registerOp(mangleName<Asm::Args::Mem64Ptr64>("div"), [](const Asm::Args& args) -> std::shared_ptr<Op>{
               return std::make_shared<Op_div>(args);
            })
};

}