summaryrefslogtreecommitdiffhomepage
path: root/asm/intel64/add.cpp
blob: dc5c70417b657238fd224999a5cbb81b73de8f78 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
#include "add.h"

#include "codes.h"

#include <asm/assembler.h>
#include <asm/operators.h>

using namespace std::string_literals;

Op_add::Op_add(AsmArgs& args)
{
 if (args[0].type() == typeid(Register32) && std::any_cast<Register32>(args[0]).name() == "eax" && args[1].type() == typeid(Immediate32)) { // add eax, imm32
  machine_code = std::vector<uint8_t>{ 0x05 } + std::any_cast<Immediate32>(args[1]).getCode();
 } else if (args[0].type() == typeid(Register64) && std::any_cast<Register64>(args[0]).name() == "rax"  && args[1].type() == typeid(Immediate32)) { // add rax, imm32
  machine_code = REX("W") + std::vector<uint8_t>{ 0x05 } + std::any_cast<Immediate32>(args[1]).getCode();
 } else {
  throw std::runtime_error("Unimplemented: add "s + args[0].type().name() + " "s + args[1].type().name());
 }
}

namespace {

bool registered0 { registerOp(mangleName<Register32, Immediate32>("add"), [](AsmArgs& args) -> std::shared_ptr<Op>{
                             return std::make_shared<Op_add>(args);
                             }) };
// TODO
bool registered1 { registerOp(mangleName<Register64, Immediate32>("add"), [](AsmArgs& args) -> std::shared_ptr<Op>{
                             return std::make_shared<Op_add>(args);
                             }) };

}